



In Figure 1, the transistors M1 through M4 and M5 through M8 are biased at  $V_B$  and  $2V_B$ , respectively, and all transistors are of the same size. The differential voltage input signals ( $\pm v_i$ ) are applied to the diode-connected transistors M1 and M4. Each input voltage signal is converted into currents by two ways, the common source stage and the common gate stage. In Figure 1, the drain currents  $i_{D1}$  and  $i_{D3}$  are generated by the differential input with opposite polarity, and they are summed together at node X. Due to this combination, the transconductance amplifier shown in Figure 1 has the common mode rejection property. Provided that differential input signals are applied, this amplifier shows the differential-mode gain of  $2g_m Z_L$ , where  $g_m$  is the transconductance of the transistor M1, but common-mode gain of zero. This common-mode rejection characteristics can help suppress the effect of the common-mode input harmonics generated from the previous stage, thus the linearity is less affected.

In Figure 1, the differential output current of the transconductance amplifier  $i_o$  can be given by [3]

$$i_o = i_y - i_x = 2g_m v_i \quad (1)$$

As can be seen in equation (1), the differential output current  $i_o$  is linearly proportional to the input signal  $v_i$  as long as all transistors operate in saturation mode. Thus, equation (1) is valid for the input voltage range given by [3]

$$|v_i| \leq 2 \sqrt{\frac{I_D}{\mu_n C_{ox} \frac{W}{L}}} \quad (2)$$

where  $I_D$  is the DC current of each branch in Figure 1. Compared to the differential pair, the transconductance amplifier shown in Figure 1 shows  $\sqrt{2}$  times larger input voltage range, which means the linearity is improved. Nonetheless, this transconductance amplifier has a limit in achieving high linearity due to the third-order intermodulation distortion (IMD3). In this paper, we propose the IMD3 minimization by optimizing the size of the transistors in the transconductance amplifier shown in Figure 1 as a way to achieve the better linearity.

The relation between drain current and the gate-source voltage of a transistor can be given by

$$i_d = g_m v_{gs} + \frac{1}{2} g_m' v_{gs}^2 + \frac{1}{6} g_m'' v_{gs}^3 + \dots \quad (3)$$

In equation (3), the third order coefficient  $g_m''$  is required to be as small as possible to improve the third-order linearity.

In Figure 1, the third-order component of the output current  $i_x$  consists of the third-order current components at the drain of the transistors M1 and M3, which are the third-order current components generated from the transistors M1 and M3, plus the third-order current component generated from the transistor M4 and then amplified by the transistor M3. Therefore, the third-order component of the current  $i_x$  can be given by

$$\begin{aligned} i_{x,3rd} &= i_{D1,3rd} + i_{D3,3rd} + g_{m3} (i_{D4,3rd} \cdot \frac{1}{g_{m8}}) \\ &= \frac{1}{6} \left( g_{m1}'' - g_{m3}'' + \frac{g_{m3} \cdot g_{m4}''}{g_{m8}} \right) v_i^3 \end{aligned} \quad (4)$$

Equation (4) shows that the IMD3 at node X can be cancelled out by optimizing the transconductance and the second derivative of the transconductance for the transistors M1 through M4. The simplest way is to change the size of the constituting transistors. Since the symmetry of the circuit is required for high second-order linearity, the size ratio of the transistors M1(M4) to M2(M3) is chosen as the design variable. Based on the simulation, the IMD3 of  $i_x$  decreases significantly as the transistor size ratio (M1/M2) increases. For the size ratio greater than 4.5, the linearity stays nearly the same, but the gain starts to decrease. Thus the size ratio of 4.5 is chosen for high linearity but least gain reduction.

Figure 2 shows the drain currents and the third-order coefficients at the drain of the transistor M1 and M3 when the transistors M1(M4) and M2(M3) are of the same size.




Figure 2. (a) Drain currents and (b) third-order coefficients when the transistors M1(M4) and M2(M3) are of the same size

As can be seen in Figure 2, the drain currents of each branch,  $i_{D1}$  and  $i_{D3}$ , and their third-order coefficients show quite similar behavior, respectively, and the third-order coefficients show large amplitude swing as the input voltage varies. With the similar behavior of the third-order coefficients of  $i_{D1}$  and  $i_{D3}$  for the input voltage, the overall third-order coefficient at the output current  $i_x$

increases, which prevents the transconductance amplifier from achieving high linearity.

Figure 3 shows the drain currents and the third-order coefficients at the drain of the transistors M1 and M3 when the transistor size ratio ( $M1/M2$ ) is 4.5.




Figure 3. (a) Drain currents and (b) third-order coefficients when the transistor size ratio ( $M1/M2$ ) is 4.5

As can be seen in Figure 3, the curves of the third-order coefficient of  $i_{D1}$ ,  $i_{D3}$  are modified quite much with the increase of the size ratio, compared to the curves in Figure 2. In Figure 3, the increase of the size ratio of the transistors M1(M4) to M2(M3) not only reduces the magnitude of the third-order coefficient of  $i_{D3}$ , but also changes the location of its peak. Due to this change, the third-order coefficients of  $i_{D1}$  and  $i_{D3}$  no longer show the same behavior like the way shown in Figure 2. The input voltage range can be divided by three regions for the characteristics of the third-order coefficients of  $i_{D1}$  and  $i_{D3}$ , as can be seen in Figure 3(b). In the range of (2), the negative value of the third-order coefficient of  $i_{D1}$  is compensated with the positive value of the third-order coefficient of  $i_{D3}$ , which results in quite large reduction of the overall third-order coefficient. In the range of (1) and (3), although the polarity of the third-order coefficients of  $i_{D1}$  and  $i_{D3}$  is the same in each case, their absolute values are smaller than those in Figure 2, which leads to the better linearity.

### 3. HIGHLY LINEAR DOWN-CONVERSION MIXER DESIGN AND SIMULATION RESULTS

By utilizing the linear transconductance amplifier proposed in section 2, the highly linear down-conversion mixer is designed with standard  $0.25\mu\text{m}$  CMOS technology for direct-conversion receivers. Due to the low supply voltage requirement, 1.25V supply, the folded mixer topology is used to provide enough voltage headroom in the transconductor stage. In Figure 4, a 900MHz differential RF signal and 910MHz differential

LO signal are applied, and a 10MHz differential IF signal is obtained from the output. As can be seen from Figure 4, it is possible to control the DC current of the PMOS-based switching quad separately from the transconductor stage. The flicker noise in the direct-conversion mixer is one of the most critical problems, and it can be decreased as the DC current flowing the switching quad decreases according to [12]. Thus the amount of the current flowing the switching quad is designed to be very little as a way to reduce the flicker noise. This can help not only reduce the flicker noise but also increase the output load resistance  $R_L$ . The external inductors  $L_{ext}$  are used in the designed mixer instead of current source since the current source requires additional voltage headroom.




Figure 4. The highly linear down-conversion mixer

To demonstrate the advantage of the proposed transconductance amplifier, the linearity of the down-conversion mixers, adopting the previously reported transconductance amplifier [3] and the newly proposed, is estimated by simulation. Figure 5 shows the simulation results of each case.




Figure 5. The simulated input referred IP3 of the down-conversion mixer with the transconductance amplifier (a) proposed in [3], (b) newly proposed in this paper

As can be seen in Figure 5, the transconductance amplifier proposed in [3] can provide good linearity compared to other conventional mixers. However, in the

newly proposed topology, much higher IP<sub>3</sub>, 15dBm at the input, can be achieved by optimizing the transistors size. The conversion gain of each case is almost the same. The proposed down-conversion mixer shows 15dBm of input IP<sub>3</sub>, 80dBm of input IP<sub>2</sub>, and -6.5dB of power conversion gain. Table 1 summarizes the simulated performance of the proposed down-conversion mixer and the results in the previously reported works.

Table 1. The simulated performance of the down-conversion mixer and comparison with other works

Parameters	This work	[4]	[5]	[6]	[7]	[8]	[9]
Supply Voltage (V)	1.25	1.5	2	1.2	0.9	1.2	2.5
Power Consumption (mW)	4	9	22	12	4.7	3	26
Input IP <sub>3</sub> (dBm)	15	2	15	1	3.5	9.5	7
Conversion Gain (dB)	-6.5	9	-15	-10	2	-8	3

As can be seen from Table -1, the designed down-conversion mixer shows the outstanding value of input IP<sub>3</sub> for the power consumption. Figure 6 shows the layout of the proposed down-conversion mixer drawn in 0.25 $\mu$ m technology.




Figure 6. Layout of the proposed down-conversion mixer with a chip area of 700 $\times$ 500 $\mu$ m<sup>2</sup>

#### 4. CONCLUSION

A low voltage, low power, and highly linear down-conversion mixer is proposed in this paper. High linearity is achieved by optimizing the size of the transistors in the cross-coupled transconductance amplifier. And the folded mixer structure is used to enable the mixer to operate at low supply voltage, 1.25V. From the simulation results, the designed mixer achieves 15dBm of input IP<sub>3</sub>, 80dBm of input IP<sub>2</sub>, and -6.5dB of power conversion gain, while dissipating a total current of 3mA from 1.25V supply.

#### 5. ACKNOWLEDGEMENT

This work is supported by Digital Media Lab, which is funded by Ministry of Information and Communications, Korea.

#### 6. REFERENCES

- [1] A. Loke and F. Ali, "Direct Conversion Radio for Digital Mobile Phones-Design Issues, Status, and Trends", IEEE Transactions on Microwave Theory and Techniques, vol.50, pp 2422-2435, 2002
- [2] A. Zolfaghari and B. Razavi, "A Low-Power 2.4GHz Transmitter/ Receiver CMOS IC," IEEE Journal of Solid State Circuits, vol. 38, pp. 176-183, 2003.
- [3] G. Giustolisi, G. Palmisano, and S. Pennisi, "High Linear Class AB Transconductor for High-Frequency Applications," IEEE Int. Symposium on Circuits and Systems, pp. 169-172, May 2000.
- [4] G. Fraello and G. Palmisano, "Low voltage folded-mirror mixer," Electronics Letters, vol. 33, no. 21, pp. 1780-1781, Oct. 1997.
- [5] M. Borremans and M. Steyaert, "A 2-V, Low Distortion, 1-GHz CMOS Up-Conversion Mixer," Journal of Solid-State Circuits, vol. 33, no. 3, pp. 359-366, Mar. 1998.
- [6] C. J. Debono, F. Maloberti, and J. Micallef, "A Low-Voltage CMOS Multiplier and Its Application to a 900MHz RF Downconversion Mixer," IEEE Int. Conference on Electronics, Circuits and Systems, vol. 1, pp. 108-111, 2000.
- [7] C. J. Debono, F. Maloberti, and J. Micallef, "A 900MHz, 0.9V Low-Power CMOS Downconversion Mixer," IEEE Custom Integrated Circuits Conference, pp. 527-530, 2001.
- [8] W. Cheng, C. Chan, C. Choy, and K. Pun, "A 900MHz 1.2V CMOS Mixer with High Linearity," Asia-Pacific Conference on Circuits and Systems, vol. 1, pp. 1-4, 2002.
- [9] E. Tuiliharju and K. Halonen, "Current-folded mixer for upconversion applications," Electronics Letters, vol. 38, no. 25, pp. 1664-1666, Dec. 2002.
- [10] M. Kim, C. Kim, and H. Yu, "An FET-Level Linearization Method using a Predistortion Branch FET," IEEE Microwave and Guided Wave Letters, vol. 9, no. 6, June 1999.
- [11] C. Yen and H. Chuang, "A 0.25 $\mu$ m 20dBm 2.4GHz CMOS Power Amplifier With an Integrated Diode Linearizer," IEEE Microwave and Wireless Components Letters, vol. 13, no. 2, Feb. 2003.
- [12] D. Manstretta, R. Castello, and F. Svelto, "Low 1/f Noise CMOS Active Mixers for Direct Conversion," IEEE Transactions on Circuits and Systems, vol. 48, no.9, pp. 846-850, Sep. 2001.