

A Low Power CMOS RF Transmitter Front-end For 2.4 GHz ZigBee Applications

Trung-Kien Nguyen, Nam-Jin Oh, Seok-Kyun Han, and Sang-Gug Lee

Information and Communications University, Daejeon, 305-714 South Korea

Abstract - This paper presents a low-power transmitter front-end for 2.4 GHz ZigBee applications, in a 0.18 μm CMOS technology. The upconversion mixer is implemented by using a passive mixer topology which dissipates no DC current and exhibits good linearity. Low-power, high-linearity driver amplifier is designed by adopting a folded cascode topology with an additional gate-source capacitor. The measurements show 12 dB conversion gain, 0 dBm output power, 11 dBm OIP3 and 30 dB LO rejection while dissipating 1.8 mA from 1.8 V supply.

I. INTRODUCTION

With the success of wireless local area networks (WLANs), the wireless networking community has been focused on enhancing WLAN capabilities and developing new approaches to meet the needs of the growing pool of applications requiring wireless devices. So far wireless networking has been mainly focused on high data-rate and relatively long range applications. Recently, the concept of a standardized low data rate wireless personal area networking (LR-WPAN), IEEE 802.15.4 ZigBee, in the frequency band of 868/915 MHz and 2.4 GHz, has been emerged [1]. Table I shows the target market and applications of ZigBee standard.

TABLE I
MARKETS & APPLICATIONS OF ZIGBEE STANDARD

Target Markets	Applications
Industrial & Commercial	Monitor, Sensors, Automation, Control
Home Automation	Security, Lighting, Locking, Heating, Ventilation and air conditioning (HVAC)
PC peripherals	Mouse, Keyboard, Joystick, Gamepad
Consumer Electronics	TV, VCR, DVD, CD, Remote control
Personal Health Care	Monitors, Diagnostics, Medical Sensors
Toy & Games	Pets, Games, Educational

As shown in Table I, there are so many applications for this low data rate standard such as industrial and commercial, home automation, personal computer peripherals, consumer electronics, personal health care, and toys and game that should be able to operate for six months to two years in just button cells or batteries [2].

There are several works on low power 2.4 GHz transmitter that have been reported in literature [3], [4]. However, those works still consume high power. With the motivation of low power, high linearity to fulfill the demand of new trends, this paper presents a low-power

CMOS transmitter front-end for 2.4 GHz IEEE 802.15.4 ZigBee standard based on 0.18 μm CMOS technology. The transmitter architecture and the radio specifications are described in Section II. Section III presents the practical circuit design. The measured results are summarized in Section IV and Section V concludes this work

II. TRANSMITTER ARCHITECTURE AND SPECIFICATIONS

With the main goals of low cost, low power and small size wireless transceiver, the direct conversion transceiver architecture based on CMOS technology is one of the popular architectures where the off-chip IF filters and IF circuits are no longer necessary such that the power dissipation can be saved and easily implemented as a single-chip [5], [6]. The proposed transmitter architecture is shown in Fig. 1 consisting of low pass filter (LPF), variable gain amplifier (VGA), I/Q up-mixer and a single-ended driver amplifier (DA). In this architecture, single-ended DA is adopted following the double-balanced mixers. The adoption of a single-ended DA eliminates the requirement of balun circuit or differential circuitry to reduce power consumption. As can be seen in Fig. 1, one of the differential upconversion output signals is connected to DA while the second one is connected to AC ground. From the simulation we have found that by using this approach the gain of overall RF front-end is reduced by 3 dB while taking fully advantages of the differential circuitry.

In the design of digital communications, Nyquist filtering is typically used to limit the required bandwidth of the transmitted signal without producing inter-symbol interference (ISI). A common Nyquist filtering method is to use a raised cosine pulse shaping with different rolloff factor ($0 \leq \text{rolloff factor} \leq 1$). With decreasing the rolloff factor, the bandwidth decreases further, and the frequency response becomes more like a rectangular pulse. Since the ZigBee standard allows larger channel spacing (5 MHz for 2.4 GHz band), therefore the bandwidth limitation can be relaxed with increasing the rolloff factor. The standard specifies the rolloff factor of 1 for the raised cosine filter, and this condition relaxes the filtering requirement of the TX low pass filter (LPF). With different rolloff factor of the raised cosine pulse shaping filter, the peak-to-average power ratio (PAPR) at the TX output increases. PAPR

the relation between g_m and C_{gs} . A straightforward way of reducing f_i is to increase the transistor length L which reduces g_m and increases C_{gs} . Increasing L has undesirable effect of linearity degradation due to the quadratic I-V relation. Alternatively, a PMOS transistor, which have much lower f_i , can be used in the input stage. However, for a given amount of bias current, PMOS transistors provide lower transconductance which lead to low r gain of amplifier.




Fig. 3 Schematic of the driver amplifier

A third method is to add an external capacitor C_{ex} between the gate and source terminals of the input transistor. This way the effective f_i , $f_{i,eff}$ is reduced without reducing the intrinsic transistor f_i . Of course the reduction of effective f_i of the input transistor would lower the power gain. However, the power gain is a slow function of C_{ex} . For example, if $C_{ex} = 3C_{gs}$, the f_i of input transistor will be reduced by the factor of 4. This would lead to the reduction of the maximum oscillation frequency (f_{max}) by the factor of $\sqrt{2}$ due to the square-root functional dependence of the f_{max} on f_i . In this design, the method that used C_{ex} is chosen.

In Fig. 3, the parasitic capacitances at the drain node of the input transistor can easily be eliminated by the adoption of inductor L_d to the supply voltage. The elimination or the reductions of these parasitic capacitances help to avoid the signal loss into the silicon substrate, leading to better DA gain [12]. In Fig. 3, a simple L_c - C_o network is used to match the output impedance of DA to 50Ω . High-Q off-chip inductor L_o helps to improve the linearity of driver amplifier [13].

IV. MEASUREMENT RESULTS

The RF transmitter front-end with the EDS protection is fabricated in $0.18\ \mu\text{m}$ CMOS technology which is shown in Fig. 4. It has an active area of $1.5\ \text{mm}^2$ and consumes 2 mA from 1.8 V supply. The testing board has been built by directly bonding the die on a two-layer FR4 substrate. To supply differential signal at input LO port, a commercial passive balun has been used and 5 dB of balun loss according to its measurement has been de-embedded from the measurement.

Fig. 5 shows the output spectrum of the transmitter front-end baseband input signal power of -12 dBm at 5 MHz and LO signal power of 0.5 dBm at 2.4 GHz. As can be seen in Fig. 5, the measured power conversion gain is 12 dB and LO suppression is 30 dB. In this measurement, only one channel (I or Q) is applied such that there exists a low side band (LSB) signal. However, the LSB signal can be removed if I/Q signals are applied as shown in Fig. 6.




Fig. 4. Microphotograph of the RF transmitter front-end




Fig. 5. Measured output spectrum of the RF transmitter front-end at the -12 dBm input power




Fig. 6. LSB signal canceling mechanism in IQ path

Fig. 7 shows the measured result of output third-order nonlinearity, OIP3, of the RF transmitter front-end at its highest gain. As can be seen in Fig. 7, the obtained result of OIP3 is 11 dBm which satisfies the standard requirement as mentioned before. Fig. 8 shows the output return loss, S_{22} , of the RF transmitter front-end. The measured results are quite compromising with the

simulated results. The overall measured performances of RF transmitter are summarized in Table II.




Fig. 7. Measured OIP3 of the RF transmitter front-end at its highest gain mode




Fig. 8. Measured S_{22} of the RF transmitter front-end

TABLE II
MEASURED SUMMARY OF RF TRANSMITTER FRONT-END

Parameters	Value
Operation frequency [GHz]	2.4
Power conversion gain [dB]	12
Output power [dBm]	0
OIP3 [dBm]	11 dBm (at high gain mode)
Gain-range variation [dB]	12
LO suppression [dB]	30
Output return loss [dB]	-12
Supply voltage [V]	1.8
Current dissipation [mA]	2
Chip area [mm^2]	1.5
Technology [μm]	0.18 CMOS

V. CONCLUSION

This work presents a low voltage low power RF transmitter front-end for 2.4 GHz Zigbee applications. The upconversion mixer is implemented by adopting the passive topology which is suitable for low power applications. With the driver amplifier, high linearity under low power consumption is achieved by using a folded cascode amplifier topology with an extra capacitor at the gate-source terminal of the input

transistor. The proposed RF transmitter front-end is implemented in a 0.18 μm CMOS technology. The measurements show the total power conversion gain of 12 dB, output power 0 dBm, LO rejection of 30 dB, a dB-linear gain-range of 12 dB with the linearity less than ± 0.5 dB. The RF transmitter front-end dissipates 1.8 mA from 1.8 V supply and occupies 1.5 mm^2 of silicon area.

ACKNOWLEDGEMENTS

This work was supported in part by the Ministry of Information and Communication, Korea, under the IT-SOC Project.

REFERENCES

- [1] IEEE 802.15.4/D18, Low Rate Wireless Personal Area Networks, std. 2003.
- [2] J. Zeng et al., "Will IEEE 802.15.4 Make Ubiquitous Networking a Reality?: A Discussion on Potential Low Power, Low Bit Rate Standard," IEEE Communications Magazine, vol. 42, pp. 140-146, June 2004.
- [3] A. Zolfaghari, et al., "A Low-Power 2.4-GHz Transmitter/Receiver CMOS IC," IEEE Journal of Solid-State Circuits, vol. 38, pp. 176-183, February 2003.
- [4] P. Choi et al., "An Experimental Coin-Size Radio for Extremely Low-Power WPAN (IEEE 802.15.4) Application at 2.4 GHz," IEEE Journal of Solid-State Circuits, vol. 38, pp. 2258-2268, December 2003.
- [5] A.A. Abidi, "Direct Conversion Radio Transceivers for Digital Communications", IEEE Journal of Solid-State Circuits, vol.30, pp. 1399-1410, December 1995.
- [6] B. Razavi, "Design Considerations for Direct Conversion Receivers", IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol.44, no.6, pp.428-435, June 1997.
- [7] J. S. Seybold, Output Back-off Requirement for Root-Raised Cosine-Filtered Digital Signal, <http://www.rfdesign.com>
- [8] A. Shahani, D. Shaeffer, and T. H. Lee, "A 12-mW Wide Dynamic Range Front-end for a Portable GPS receiver," IEEE Journal of Solid-State Circuits, vol.32, pp. 2061-2070, December 1997.
- [9] T. K. K. Tsang, and M. N. El-Gamal, "Gain Controllable Very Low Voltage ($\leq 1V$) 8-9 GHz Integrated CMOS LNA's," Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 205-208, 2002.
- [10] Paul R. Gray et al., Analysis and Design of Analog Integrated Circuits, Fourth Edition, John Wiley & Son, Inc. 2001
- [11] K. T. Christensen, Low Power RF Filtering For CMOS Transceiver, Ph.D Dissertation, Technical University of Denmark, 2001.
- [12] H. Samavati, H. R. Rastegari, and T. H. Lee, "A 5GHz CMOS Wireless LAN Receiver Front-end." IEEE Journal of Solid-State Circuits, vol.35, pp. 765-772, May 2000.
- [13] Jin-Pil Kim et al., "Linearity vs Q-factor of Loads for RF Amplifiers," Microwave and Optical Technology Letters, vol 37, pp. 286-288, May 2003.