

and C_3 , are added to further improve the linearity of the LNA without degrading the NF. In Fig. 1, R_{wb} and L_{wb} models the wire-bond.

In designing the CSRF amplifier, the ratio of R_F and R_S should be maximized to achieve a high gain, thereby minimizing the noise contributions of subsequent stages. Consequently, the ratio of the transconductances of M_3 and M_4 (g_{m3}/g_{m4}) must also be high to satisfy the noise cancelling condition [2]. However, this leads to an increase in the size ratio of $(W/L)_{M3}/(W/L)_{M4}$, which leads to the decrease in the DC bias voltage at the output node. As a result, M_3 moves close to the triode region operation, degrading the linearity of M_3 . To avoid this situation, the PMOS transistor M_5 is added as a bleeding current source to increase the output DC voltage. Thus, the linearity of the LNA can be improved. Furthermore, in Fig. 1, the gate of M_5 is connected to the input of the LNA, which effectively makes M_5 in parallel connection with M_3 . Therefore, the required g_m value of M_3 can be reduced, meaning that the size ratio of M_3 with respect to M_4 ($(W/L)_{M3}/(W/L)_{M4}$) can be reduced, which additionally contribute to increase the output DC voltage. With M_5 , the modified noise cancelling condition is given by

$$\frac{R_F + R_S}{R_S} = \frac{(g_{m3} + g_{m5})}{g_{m4}} \quad (1)$$

which should be satisfied to minimize the NF of the LNA. From the noise cancelling condition, the third-order nonlinear components of M_1 , M_2 , M_3 , M_4 and M_5 are also partially cancelled at the output node. For the more complete cancellation, the more accurate analysis of the proposed LNA is required.

By adopting Volterra analysis is adopted, the fundamental and the third-order nonlinear components at the output of the proposed LNA are given by

$$C_1(s_1) = (- (g_{m3} + g_{m5}) A_1(s_1) + g_{m4} B_1(s_1)) \times (r_{o3} || r_{o4} || r_{o5} || Z_l(s)) \quad (2)$$

and

$$C_3(s_1, s_2, s_3) = (- (g_{m3} + g_{m5}) A_3(s_1, s_2, s_3) + g_{m4} B_3(s_1, s_2, s_3) - \frac{1}{2} (g'_{m3} - g'_{m5}) A_1(s_1) \overline{A_2(s_2, s_3)} - \frac{g'_{m4}}{2} B_1(s_1) \overline{B_2(s_2, s_3)} - \frac{1}{6} (g''_{m3} + g''_{m5}) A_1(s_1) A_1(s_2) A_1(s_3) + \frac{g''_{m4}}{6} B_1(s_1) B_1(s_2) B_1(s_3)) \times (r_{o3} || r_{o4} || r_{o5} || Z_l(s_1 + s_2 + s_3)) \quad (3)$$

where $K_1(s_1)$, $K_2(s_1, s_2)$ and $K_3(s_1, s_2, s_3)$ denote Volterra kernels (coefficients) at V_x , V_y and V_o for $K=A, B$ and C , respectively. To increase IIP₃, the value of $C_3(s_1, s_2, s_3)$ is minimizing while maintaining $C_1(s_1)$. The first and second terms in (3) are cancelled by the noise cancelling condition of (1). Also, the fifth and sixth terms are cancelled by the same condition with a small amount of error [7]. Adding PMOS, the opposite polarity term of g'_{m5} is added the second-order nonlinear components in (3). In Fig. 1, a blocking capacitor




Fig. 2. The simulated IIP₃ without M_5 , with M_5 as current source and g'_{m3} cancellation.




Fig. 3. The IIP₃ comparisons with [7] over frequency offset.

(C_1) is inserted at the gate of M_3 to allow independent control of the bias current of M_3 and M_5 . Therefore, by the appropriate biasing of M_3 and M_5 , the third and fourth terms of (3) can be eliminated. As a result, all terms in (3) can be removed by the adoption of M_5 and C_1 .

Fig. 2 shows the simulated IIP₃ of the LNA for different roles of M_5 . In Fig. 1, the ratio of $(R_F + R_S)$ and (R_S) is set to 7:1 while the transconductances of M_3 , M_4 and M_5 are determined to satisfy (1). For the frequency offset of 6 MHz, in Fig. 2, the simulated IIP₃ is -2 dBm without M_5 and 5 dBm when M_5 is used as a current source, respectively. When M_5 is employed for the third and fourth terms cancellation as well, the IIP₃ increases to around 17 dBm at low frequencies. At high frequencies, IIP₃ decreases caused by the parasitic capacitors, which are neglected in the analysis for simplicity. The simulation results shown in Fig. 2 demonstrate the improvement in IIP₃ by cancelling the nonlinear components at the output, which are achieved by the adoption of M_5 and C_1 .

The proposed LNA offers an additional advantage over previously reported noise cancelling designs [7]. Typically, the

NMOS and PMOS transistors that facilitate the cancellation of second-order (g'_m) nonlinear components must be capacitively coupled so that independent biasing can be achieved [7]. However, the required capacitance becomes inhibitive large to cover the low offset frequencies of the two tones, like the case implemented in the D-TV applications. In contrast, the proposed LNA requires no coupling capacitor at the output node, thereby maintaining excellent IIP_3 performance at an arbitrarily low offset frequencies. For verification, simulations are performed at 500 and 1000 MHz, and the offset frequency is varied from 1 to 200 MHz in each case as shown in Fig. 3. In Fig. 3, the IIP_3 of the proposed LNA remains at around 14 and 12 dBm for 500 MHz and 1000 MHz, respectively, as the offset frequency is varied, while the LNA reported at [7] show more than 15 dB reduction. The small reduction in IIP_3 of the proposed design at higher frequencies is caused by the asymmetry of the second-order nonlinear components at the output node caused by the gain mismatch at high ($\omega_1 + \omega_2$) and low ($\omega_1 - \omega_2$) frequencies due to the parasitic capacitors.

Generally, wire bondings can have a significant impact on the performance of RFICs. Therefore, the bond-wire parasitic should be considered. In Fig. 1, as a compromise between accuracy and simplicity, the wire-bonds are modelled with a series resistor and an inductor. While there are numerous wire bonding connections, their effects can be neglected depending on the location and frequency. In Fig. 1, the wire bonding effects of only the supply and ground nodes are considered. In Fig. 1, LNA performance can be improved by adopting separate bond pads for M_1/M_3 and $M_2/M_4/M_5$, respectively. However, the number of available pads on the IC often precludes this option. Compare to the narrow band designs, wide-band LNAs tend to draw substantially higher amounts of current for the matching and low NF, such that the voltage across the bond wire can be considerable, which leads to the NF, gain and linearity degradation.

The proposed LNA is a pseudo differential architecture, therefore, the second-order harmonics of the input signal are incurred at the supply and ground nodes. Additionally, the second- and third-order nonlinear components appear at the output node caused by the wire-bond parasitics since transconductance is a function of V_{gs} . To decrease the linearity degradation, the bond-wire parasitics should be minimized. In Fig. 1, the issue of bond-wire parasitics resolved by adopting the MOS capacitor C_3 . Fig. 4 shows the IIP_3 of the LNA for three cases: with wire-bonding, without wire-bonding, and wire-bonding with an MOS capacitor C_3 . As can be seen in Fig. 4, the bond wire effect can be removed substantially by the adoption of C_3 with less than the 2dB of IIP_3 degradation.

III. IMPLEMENTATION AND MEASUREMENT RESULTS

The proposed LNA designed for the frequency band of 50 to 900 MHz is fabricated in a 0.13 μm CMOS technology. The microphotograph of the fabricated chip is shown in Fig. 5 with chip size of $0.88 \times 0.62 \text{ mm}^2$. The chip is directly wire bonded on a PCB for measurements.

Fig. 6 shows the measured S-parameters and NF. The input and output are well matched over the entire target frequency.




Fig. 4. The simulated IIP_3 values over wire-bonding and bypass capacitor.




Fig. 5. Chip micro photograph.

S_{11} and S_{22} remain below -8 dB for frequencies over the entire frequency band of measurement. S_{21} starts to drop at frequencies exceeding 2 GHz due to the parasitic capacitances of the chip and PCB. The maximum S_{21} is 12.4 dB and the 3-dB bandwidth is approximately 2.3 GHz. The measured NF of the proposed LNA is under 2 dB over the target frequency ranges of 50 to 900 MHz and shows good agreement with simulation results. However, discrepancies are observed at low and high frequencies. At low frequencies, MOSFET flicker noise as well as incomplete noise cancellation caused by the high impedance of the on-chip DC blocking capacitor degrade




Fig. 6. The measured S-parameters and NF.




Fig. 7. The measured IIP₃ at 500 MHz.




Fig. 8. The simulated and measured IIP₃ over the frequency

the NF. At frequencies exceeding 2 GHz, the NF increases due to gain degradation caused by the parasitic capacitances of the chip and PCB.

Fig. 7 shows the measured IIP₃ at 500 MHz. For the IIP₃ measurement, two tones of 497 and 503 MHz are applied to the input of the LNA, yielding an IIP₃ of 14.65 dBm. Fig. 8 shows the simulated and measured IIP₃ of the LNA over the operating frequency range of 50 to 1000 MHz. IIP₃ is measured with two tones of 6 MHz offset. In Fig. 8, overall, the measurement results are in good agreement with simulation. The measured IIP₃ exceeds 10 dBm below 1 GHz, which is comparable to the performances achieved in the narrow band LNAs that utilize linearity improvement techniques [3-4]. Measurement results confirm the effect of adopting M_5 and C_3 .

The proposed LNA draws 18.45 mA from a 1.2 V supply. Table. I summarizes the measured performances and compares with state-of-the-art LNAs. The proposed LNA shows the highest IIP₃ value measured with narrow two tone frequency offsets.

TABLE I
PERFORMANCE COMPARISON WITH RECENTLY PUBLISHED WORKS

	Tech.	Bandwidth	S_{11}	Gain	NF	IIP ₃	Supply Voltage	Power	Freq. Offset
	(nm)	(MHz)	(dB)	(dB)	(dB)	(dBm)	(V)	(mW)	(MHz)
This	130	4-2200	<-8	12.4	1.6	+17.8	1.2	18.45	6
[2]	250	2-1600	<-8	13.7	2.5	0	2.5	35	4
[6]	130	2100	<-10	5.2	3.0	+10.5	1.2	12.6	7
[7]	130	0.8-2.1	<-15	14.5	2.6	+16	1.5	17.4	170
[8]	130	400-5000	<-10	19	3	+1	1.8	11.7	
[9]	180	470-860	<-10	10	5.7	+10	1.8	5.2	7

IV. CONCLUSION

This paper presents a highly linear, inductor-less wide-band LNA for D-TV applications. A CRSF amplifier with noise cancelling circuits is adopted for wide-band input matching and low NF. In order to increase IIP₃, a PMOS transistor is added to the design to cancel the remained second-order nonlinear components at the output as well as to prevent triode mode operation of a transistor in the noise cancellation path. In addition, the impacts of wire-bonding on wide-band amplifier are also considered and a bypassing MOS capacitor is adopted to alleviate the performance degradation. The measured results verify that the proposed LNA achieves a high IIP₃ of over 10 dBm over the frequency band of 50 to 1000 MHz. The linearity achieved by the proposed architecture is comparable to that of narrow band LNAs, making it very attractive for wide-band applications.

ACKNOWLEDGMENT

This work was supported by a National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (Grant No. 2010-0018899)

REFERENCES

- [1] T. K. Nguyen, C. H. Kim, G. J. Ihm, M.S. Yang, and S.G. Lee, "CMOS Low-Noise Amplifier Design Optimization Techniques," *IEEE Trans. Microwave Theory Tech.*, vol. 52, no. 5, pp. 1433-1442, May. 2004.
- [2] F. Bruccoleri, E. A. M. Klu,perink, and B. Nauta, "Wide-Band CMOS Low-Noise Amplifier Exploiting Thermal Noise Canceling," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 275-282, Feb. 2004.
- [3] Y. Ding, and R. Harjani, "A +18dBm IIP₃ LNA in 0.35 μ m CMOS," in *IEEE ISSCC 2001 Dig. Tech. Papers*, Feb. 2001.
- [4] T. W. Kim, B. Kim, and K. Lee, "Highly Linear Receiver Front-End Adopting MOSFET Transconductance Linearization by Multiple Gated Transistors," *IEEE J. Solid-State Circuits*, Vol. 39, no. 1, pp. 223-229, Feb. 2004.
- [5] V. Aparin and E. Larson, "Modified Derivative Superposition Method for Linearizing FET Low-Noise Amplifiers," *IEEE Trans. Microw. Theory Tech.*, Vol. 52, no. 2, pp. 571-581, Feb. 2005.
- [6] J. Jussila, and P. Sivonen, "A 12-V Highly Linear Balanced Noise-Cancelling LNA in 0.13- μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 43, no. 3, pp. 579-587, Mar. 2008.
- [7] W. H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, "A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1164-1176, May. 2008.
- [8] S. Chehrrazi, A. Mirzaei, R. Bagheri, and A. A. Abidi, "A 6.5 GHz wide-band CMOS low noise amplifier for multi-band use," in *Proc. IEEE Custom Integrated Circuits Conf.*, Sep. 2005, pp. 801-804.
- [9] T. W. Kim, and B. Kim, "A 13-dB IIP₃ Improved Low-Power CMOS RF Programmable Gain Amplifier Using Differential Circuit Transconductance Linearization for Various Terrestrial Mobile D-TV Applications," *IEEE J. Solid-State Circuits*, Vol. 41, no. 4, pp. 945-953, Apr. 2006.