


Fig. 2. Small-signal equivalent circuit for the common-gate stage including the load and the parasitic at the drain.

to maintain the condition of $Z_{Load} = r_{ds1}$ over a wide range of frequencies. Fig. 2 shows the small-signal equivalent circuit for the common-gate stage including the load and the parasitic at the drain. In Fig. 2, C_{sub1} and R_{sub1} represent the drain to substrate parasitic of transistor M_1 . In the proposed design, the condition for $Z_{Load} = r_{ds1}$, is achieved by the multiple resonance. From Fig. 2, at low frequencies (near 3 GHz), the parallel combination of $C_{gs2} || L_2$ at the output and $C_{gs1} || L_s$ at the input are resonated simultaneously. The value of R_{d2} is adjusted for $Z_{Load} = r_{ds1}$ at resonance where $R_{d1} - L_1$ presents negligibly low impedance, leading to 50Ω impedance at the input. At high frequencies (near 10 GHz), the combination of C_{gd1} , C_{sub1} , L_1 , and C_{gs2} presents second parallel resonance at the drain of M_1 . At high frequencies, $R_{d2} - L_2$ can be considered open. Again, the value of R_{d1} can be adjusted for $Z_{Load} = r_{ds1}$. At the second resonance, the voltage across C_{gs2} is delivered to the input of the cascode amplifier. Note that, due to C_{gs1} , the frequency of the second resonance seen from the input will be slightly down shifted. Therefore, by the proper adjustment of the two frequencies of resonance and the resistor size, input matching can be achieved over the full frequency band of interest. Due to the resonance based design at the low and high frequency bands, the common-gate stage gain in the mid-band can have a droop. As shown in Fig. 1, this mid-band gain reduction can be compensated by the cascade of a shunt-peaked cascode amplifier, which is the same as the stagger tuned method [6]. In the cascode amplifier, the value of the inductor L_{d2} is chosen to provide peak gain near the center of the pass-band leading to nearly flat overall wideband LNA gain.


In the proposed LNA architecture, the NF is dominated by the common-gate stage. From [4], the NF of a common-gate stage is given by

$$F = 1 + \left(\frac{\gamma}{\alpha} \right) \left(\frac{r_{ds}}{r_{ds} + R_{Load}} \right) \quad (2)$$

where $\alpha = g_m/g_{do}$ is the ratio of the transistor transconductance to the channel conductance at zero V_{DS} , γ the channel thermal noise coefficient, r_{ds} the drain-source resistance and R_{Load} the output load resistance. From (2), the NF is a function of r_{ds} and R_{Load} . When $r_{ds} \gg R_{Load}$, the NF of a common-gate topology is given by $F = 1 + \gamma$ (approximately 2.2 dB), which is considered as the minimum achievable value [5]. However, with technology scaling, the reduction in r_{ds} can lead to reduction in NF below $1 + \gamma$ [4]. In the proposed common-gate topology, r_{ds} and R_{Load} are designed to be approximately the



(a)



(b)

Fig. 3 Simulated and measured results of the proposed UWB LNA (a) S21 and S11 and (b) NF.

same over the frequency band of interest. Therefore, from (2), the NF of the proposed common-gate topology reduces to $F \approx 1 + \gamma/2$. In the proposed LNA, simulation shows nearly flat NF up to 12 GHz, which can be explained by the $Z_{Load} \approx r_{ds}$. This is the advantageous NF characteristic of the common-gate topology, which is not feasible with cascode or common-source topology. Note that many of previously reported UWB LNAs adopt band-pass filters at the input, which lead to more than two inductors. Considering the limited quality factor of the inductors, especially the on-chip, the proposed LNA can provide additional NF advantage as it adopts only one inductor at the input.

The proposed two-stage LNA is optimized for the full band 3.1~10.5 GHz UWB application and implemented in $0.18 \mu\text{m}$ CMOS technology. The selected $0.18 \mu\text{m}$ technology provided six metal layers and the on-chip inductors are implemented with top layer of $2 \mu\text{m}$ thickness without pattern ground shield. The LNA is designed to dissipate 5.3 mA from 1.8 V supply excluding buffer. Fig. 3(a) shows the simulated and measured gain and input matching characteristics. In Fig. 3(a), the measurement show more than 10 dB matching over 2~12 GHz band and flat gain response over 2.9~11 GHz band with maximum

TABLE I
COMPARISON OF WIDEBAND CMOS LNA PERFORMANCES: PUBLISHED AND THE PRESENT WORKS

Reference	Gain (dB)	Max. NF (dB)	BW (GHz)	S11 (dB)	PD (mW)	Topology	Technology
[1]	9.3	5.2*	2.4~9.5	< -9.9	9	LC-filter based	0.18 μm CMOS
[2]	9.8	3**	2~4.6	< -9	12.6	Feedback	0.18 μm CMOS
[7]	13	3.3	2~10	< -7	9.6	Feedback	0.18 μm SiGe BiCMOS
[8]	12.4	6.5	0.4~10	< -9	12	Common-gate	0.18 μm CMOS
[9]	9.3	5.5	2~11	< -10	17	Feedback	90nm Digital CMOS
[10]	8.5	5.3	1.3~10.7	< -10	4.5	Common-gate	0.18 μm CMOS
This work	16	4.0	2.9~11	< -10	9.5	Common-gate	0.18 μm CMOS

*: average NF in interest BW, **: NF at 4 GHz




Fig. 4 Microphotograph of the proposed full band UWB LNA.

gain of 16 dB. The measurement results show reasonable agreement with simulations. Fig. 3(b) shows the simulated and measured NF characteristic. In Fig. 3(b), the measured NF range from 3.8 to 4.4 dB over the frequency band of 3 to 12 GHz. Again the measurement results show reasonably good agreement with simulation, and as expected, the NF stays flat up to 12.6 GHz which is different from that of the cascode topology. Fig. 4 shows the micrograph of the fabricated chip with the size of $1.2 \times 0.82 \mu\text{m}^2$ (see Table I) [7]–[10].

III. CONCLUSION

A two-stage, common-gate/cascode UWB LNA that adopts a common-gate topology as a first stage is presented. The performance advantage of the common-gate topology with technology scaling for high frequency application is discussed and wideband design techniques for input matching and low NF

are proposed. The wideband input matching of the common-gate topology is achieved by adopting dual parallel resonance at the output, and low/flat NF, especially at high frequencies, is achieved by presenting high impedance at the output. The proposed full band UWB LNA is implemented in 0.18 CMOS technology. Measurement shows higher than 10 dB matching at the input, maximum gain of 16 dB, and NF of 3.8~4.0 dB over the full frequency band of UWB system (3.1~10.6 GHz) while dissipating 5.3 mA from a 1.8 V supply.

REFERENCES

- [1] A. Bevilacqua and A. Niknejad, "An ultra-wideband CMOS LNA for 3.1 to 10.6 GHz wireless receivers," in *IEEE Int. Solid-State Circuit Conf. Tech. Dig.*, Feb. 2004, pp. 139–140.
- [2] C.-W. Kim, M.-S. Kang, P. T. Anh, H.-T. Kim, and S.-G. Lee, "An ultra-wideband CMOS low noise amplifier for 3–5 GHz UWB system," *IEEE J. Solid-State Circuits*, vol. 40, no. 2, pp. 544–547, Feb. 2005.
- [3] D. J. Allstot, X. Li, and S. Shekhar, in *IEEE RFIC Symp. Dig.*, Jun. 6–8, 2004, pp. 97–100.
- [4] X. Guan and A. Hajimiri, "A 24-GHz CMOS front-end," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 368–373, Feb. 2004.
- [5] T. H. Lee, *The Design of CMOS Radio Frequency Integrated Circuits*. Cambridge, U.K.: Cambridge Univ. Press, 1998.
- [6] B. Analui and A. Hajimiri, "Multi-pole bandwidth enhancement technique for trans-impedance amplifiers," in *Proc. Eur. Solid-State Circuits Conf.*, Sep. 2002, vol. 24–26, pp. 303–306.
- [7] Park *et al.*, "Analysis of UWB SiGe HBT LAN for noise, linearity, and minimum group delay variation," *IEEE. Trans. Microw. Theory Tech.*, vol. 54, no. 4, pt. 2, pp. 1687–1697, Jun. 2006.
- [8] K.-H. Chen *et al.*, "An ultra-wide-band 0.4–10-GHz LNA in 0.18 μm CMOS," *IEEE Trans. Circuits Syst. II*, vol. 54, no. 3, pp. 217–221, Mar. 2007.
- [9] C.-S. Wang and C.-K. Wang, "A 90 nm CMOS low noise amplifier using noise neutralizing for 3.1–10.6 GHz UWB system," in *Proc. 32th Eur. Solid-State Circuits Conf.*, Sep. 2006, pp. 251–254.
- [10] S. Shekhar, X. Li, and D. J. Allstot, "A CMOS 3.1–10.6 GHz UWB LNA employing stagger-compensated series peaking," in *Proc. Eur. Solid-State Circuits Conf.*, Jun. 4, 2006, pp. 1–4.